



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Benjamin M. Rice
Serial No.: 10/830,171
Filing Date: April 23, 2004
Group Art Unit: 2838
Examiner: Adolf Berhane
Title: SWITCH CONTROLLER FOR A POWER CONTROL SYSTEM AND
METHOD THEREFOR

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING
DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS
FIRST CLASS MAIL IN AN ENVELOPE ADDRESSED TO:
HONORABLE COMMISSIONER FOR PATENTS
P.O. BOX 1450, ALEXANDRIA, VA 22213-1450

ON: 9/19/06

Date of Deposit

Semiconductor Components Industries, LLC

Name of Assignee

Lidia M. Chama
SIGNATURE

9/19/04
DATE

AFFIDAVIT UNDER 37 CFR 1.131

HONORABLE COMMISSIONER OF PATENTS AND TRADEMARKS,
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450

SIR:

I, Benjamin M. Rice, 141 Pleasant Street #9,
Attleboro, Massachusetts, 02703, being duly sworn, depose
and say that I am the applicant of the above-identified
patent application.

Deponent states that claims 1-3 and 5-20 (hereinafter
"Claims") were rejected under 35 USC 102, based on a
United States Patent No. 7,002,325 B2 of Matthew B. Harris
et. al. (hereinafter "Art"); that I have examined a copy

of the Art which only has an effective United States filing date that relates back to a provisional filing date of October 20, 2003 (hereinafter "Date") and a publication date of April 21, 2005; and that the Art does not claim the rejected inventions.

Deponent states that prior to the Date, I completed, in the United States, the above-referenced inventions as more fully pointed out hereinafter by recital of facts showing conception prior to the Date, coupled with due diligence from prior to said Date to subsequent reduction to practice or filing of the above-identified patent application; and that I made and completed the above-identified inventions while employed by Semiconductor Components Industries, L.L.C (hereinafter "ON Semi") having its principal office in Phoenix, Arizona, assignee of the invention.

Deponent further states that:

1. Attached hereto is a true copy of an engineering drawing of Deponent showing an interconnect configuration and notes illustrating a method of controlling a switch controller which is disclosed by and is in accordance with the above-identified application; and that even though this page does not carry a date, the page was made during an ON Semi meeting conducted at the Crown Plaza resort at a date prior to the Date;

2. Deponent diligently made a detailed drawing of the configuration, a true copy of which is attached hereto; and that the detailed drawing was made as a computer file prior to the Date as shown by the attached filename listing that shows a modification date of the file, which has been blocked off, prior to the Date;

3. Deponent diligently made a detailed flowchart, a true copy of which is attached hereto, more formally illustrating the method of controlling a switch controller in accordance with the detailed drawing and in accordance

with the above-identified application; and that the detailed flowchart was made as a computer file prior to the Date as shown by the attached filename listing that shows a modification date of the file, which has been blocked off, prior to the Date;

4. Deponent diligently made a detailed state diagram, a true copy of which is attached hereto, illustrating different states of the method of controlling a switch controller in accordance with flowchart, the detailed diagram, and in accordance with the above-identified application; that the detailed state diagram bears a date, which has been blocked off, prior to the Date; and that the detailed state diagram was made as a computer file prior to the Date as shown by the attached filename listing that shows a modification date of the file, which has been blocked off, prior to the Date;

5. Deponent diligently reduced to practice the inventions of the above referenced application as shown by a detailed Spice simulation file, a true copy of which is attached hereto; Deponent ran simulations thereof as an actual reduction to practice, the Spice simulation file and simulation thereof being in accordance with the above-identified application; and that the Spice simulation file bears a date, which has been blocked off, prior to the Date;

6. Deponent diligently disclosed the above-identified inventions to the ON Semi Patent department as shown by a hereto attached true copy of a disclosure input and recording form having a date of December 9, 2003;

7. The disclosure input and recording form was reviewed by the ON Semi patent management committee, and a patent application was prepared disclosing and claiming inventions in the disclosure input and recording form; the application was reviewed by Deponent which led to filing of the above-referenced application on April 23, 2004.

Deponent further states that I do not know and do not believe that the invention has been in public use or on sale in this country, or patented or described in a printed publication in this or any foreign country for more than one year prior to the application's filing date and I have never abandoned the invention.

Deponent respectfully prays that the Claims which define his invention, be allowed.

Benjamin M. Rice
Benjamin M. Rice

STATE OF Rhode Island)

COUNTY OF)

I, JUDITH A. KEENAN, a Notary Public in and for the County and State aforesaid, do hereby certify that

BENJAMIN M. RICE

whose name(s) is (are) subscribed to the foregoing instrument, appeared before me this day in person and acknowledged that he/she/they signed, sealed, and delivered the said instrument as his/her/their free and voluntary act and deed for the uses and purposes therein set forth.

Given under my hand and notarial seal this 14 day of September, 2006.

Judith A. Keenan
Notary Public
My Commission Expires:

6-27-09


Seal



1 Extra Pin Token method



801 Greenwich Avenue
Warwick, Rhode Island 02886
(401) 732-6000 Fax (401) 732-4839




- 1) All units start timer when they wake
2) set "#1" latch
- 2) If timer times out before getting a token, send a token, then receive. If receive a token before timer out - immediately pass it on, and reset "#1" latch. Continue to pass all tokens received. (Set longer timer?)
- 3) When control pulse received, initial phase if "#1" latch set.
2) stop ~~passing~~ tokens - use tokens per normal.

Join us in *Alfred's* for a relaxing end to your day.

Over 100 Wine Selections by the Bottle and 24 Selections by the Glass

Hors D'Oeuvres and Light Fare Menu Available




TIMER CHARGES FROM TOKEN IN UNLESS DISCHARGING OR STOPPED, AND DISCHARGES FROM A 1UA INTERNAL CURRENT SINK UNLESS STOPPED. WHEN STOPPED, THE CAP IS TOTALLY DISCONNECTED. TIMER CAPACITOR = 25PF ISOLATED FROM TOKEN IN BY A 10K RESISTOR AND THE DISCONNECT SWITCH (10K CAN BE THE SWITCH). A 10K EXTERNAL RESISTOR ON ONE TOKEN IN INPUT WILL RELIABLY ESTABLISH A UNIQUE ALPHA SLAVE. 50K TO GROUND ON EACH TOKEN OUT PIN WILL ENSURE DISCHARGE OF TIMER UPON POWERDOWN IF THE DISCONNECT SWITCH CAN REMAIN ON WHEN UNPOWERED.

FOR SINGLE PHASE SYSTEM OR GANGED PHASES, TIE TOKEN IN TO CONTROL IN

Design			
File Edit View Favorites Tools Help			
Name	Size	Date Modified	
Slave flowchart 4-22.dwg	151 KB		
Slave flowchart 4-25.bak	156 KB		
Slave flowchart 4-25.dwg	162 KB		
Slave flowchart 5-01.bak	134 KB		
Slave flowchart 5-01.dwg	141 KB		
Slave flowchart 5-02-03.bak	201 KB		
Slave flowchart 5-02-03.dwg	111 KB		
Slave flowchart 5-02.bak	173 KB		
Slave flowchart 5-02.dwg	173 KB		
Slave flowchart 5-05-03.bak	141 KB		
Slave flowchart 5-05-03.dwg	143 KB		
Slave flowchart 5-06-03.bak	157 KB		
Slave flowchart 5-06-03.dwg	104 KB		
Slave flowchart.bak	110 KB		
Slave flowchart.dwg	110 KB		
Slave hookup 4-28.bak	177 KB		
Slave hookup 4-28.dwg	177 KB		
Slave logic truth table 5-02.xls	31 KB		
Slave logic truth table 5-05.xls	30 KB		
Slave logic truth table 5-06.xls	28 KB		
Slave logic truth table 12-22-03.xls	25 KB		
Slave Token in-out + POR 4-28.bak	124 KB		
Slave Token in-out + POR 4-28.dwg	125 KB		
Slave TOKEN IN-OUT + POR 5-02.bak	133 KB		
Slave TOKEN IN-OUT + POR 5-02.dwg	134 KB		
Slave token logic truth table 4-25 -2.xls	27 KB		
Slave token logic truth table 4-25.xls	20 KB		
Slave token logic truth table 4-30.xls	30 KB		
Slave token logic truth table 5-02.xls	31 KB		
Slave token logic truth table.xls	19 KB		

Type: AutoCAD LT Drawing
Date Modified: 5:09 AM
Size: 176 KB



Design			
File Edit View Favorites Tools Help			
Name ^	Size	Date Modified	
Slave flowchart 4-22.dwg	151 KB		
Slave flowchart 4-25.bak	156 KB		
Slave flowchart 4-25.dwg	162 KB		
Slave flowchart 5-01.bak	134 KB		
Slave flowchart 5-01.dwg	141 KB		
Slave flowchart 5-02-03.bak	201 KB		
Slave flowchart 5-02-03.dwg	111 KB		
Slave flowchart 5-02.bak	173 KB		
Slave flowchart 5-02.dwg	173 KB		
Slave flowchart 5-05-03.bak	141 KB		
Slave flowchart 5-05-03.dwg	143 KB		
Slave flowchart 5-06-03.bak	157 KB		
Slave flowchart 5-06-03.dwg	104 KB		
Slave flowchart.bak	110 KB		
Slave flowchart.dwg	110 KB		
Slave hookup 4-28.bak	177 KB		
Slave hookup 4-28.dwg	177 KB		
Slave logic truth table 5-02.xls	31 KB		
Slave logic truth table 5-05.xls	30 KB		
Slave logic truth table 5-06.xls	28 KB		
Slave logic truth table 12-22-03.xls	25 KB		
Slave Token in-out + POR 4-28.bak	124 KB		
Slave Token in-out + POR 4-28.dwg	125 KB		
Slave TOKEN IN-OUT + POR 5-02.bak	133 KB		
Slave TOKEN IN-OUT + POR 5-02.dwg	134 KB		
Slave token logic truth table 4-25 -2.xls	27 KB		
Slave token logic truth table 4-25.xls	20 KB		
Slave token logic truth table 4-30.xls	30 KB		
Slave token logic truth table 5-02.xls	31 KB		
Slave token logic truth table.xls	19 KB		

Type: AutoCAD LT Drawing
Date Modified: 1:13 PM
Size: 109 KB

ENTERED FROM		BOLD = CHANGE										Slave token logic truth table				xls						
		INPUTS					OUTPUTS															
STATE	STATE	POR	NEXT	ARM	TOKIN	CONTROL	NEXT	ARM	TOKOUT	GATE	SWIN	SWOUT	GOES TO									
0		<0.3V	X	X	X	X	0	0	0	0	ON	ON	1		Initial Power ON Reset							
1	0	>0.3V, <1.5V	0	0	X	X	0	0	0	0	ON	ON	2 or 3		After POR, before Alpha Slave established							
2	1	>1.5V	0	0	0	X	0	1	1	0	ON	ON	4 (or 6)		Establishes first impending Alpha Slave							
3	1	>0.3V, <1.5V	0	0	1	X	0	1	1	0	ON	ON	4		After POR, after Alpha Slave established							
4	2,3,12,14	>0.3V	0	1	1	X	0	1	1	0	ON	ON	5		Inactive Slave							
5	4,13	>0.3V	0	1	0	X	1	0	1	0	OFF	OFF	6		1st step of promotion to Alpha Slave							
6	2,4	>0.3V	1	0	0	X	1	0	1	0	OFF	OFF	7,8		Waiting for final step of promotion to Alpha Slave							
7	6	>0.3V	1	0	1	0	1	1	0	0	OFF	ON	10		Multi-phase promotion to Alpha Slave							
10	7	>0.3V	1	1	X	0	1	1	0	0	OFF	ON	11 or 14		Alpha waiting for control pulse (multi only)							
11	10,8	>1.5V	1	1	1	1	0	0	0	1	ON	ON	12		Alpha receives control pulse							
12	11	>1.5V	0	0	1	1	0	0	0	1	ON	ON	13		Alpha during control pulse							
13	12	>1.5V	0	0	X	0	0	1	1	0	ON	ON	4		Alpha end of control pulse							
14	10	<1.5V	1	1	X	0	0	1	1	0	ON	ON	4		Alpha gives up waiting for control pulse							
FLOW																						
0		TOKEN OUT is POR>0.3 AND (NEXT XOR ARM)																				
1	>>>	3	GATE is NOT TOKOUT AND NOT (NEXT XOR ARM)																			
2		V	SWIN is OFF when NEXT = 1																			
4	<<<	<<<	SWOFF is OFF when NEXT = 1, ARM = 0																			
5		A	<<<	A																		
6		A	A	A																		
7		A	A	A																		
10		A	A	A																		
11	>>>	14	A	A																		
-12				A																		
13	>>>	>>>	>>>	>>>																		

Design			
File Edit View Favorites Tools Help			
Name	Size	Date Modified	
Slave flowchart 4-22.dwg	151 KB		
Slave flowchart 4-25.bak	156 KB		
Slave flowchart 4-25.dwg	162 KB		
Slave flowchart 5-01.bak	134 KB		
Slave flowchart 5-01.dwg	141 KB		
Slave flowchart 5-02-03.bak	201 KB		
Slave flowchart 5-02-03.dwg	111 KB		
Slave flowchart 5-02.bak	173 KB		
Slave flowchart 5-02.dwg	173 KB		
Slave flowchart 5-05-03.bak	141 KB		
Slave flowchart 5-05-03.dwg	143 KB		
Slave flowchart 5-06-03.bak	157 KB		
Slave flowchart 5-06-03.dwg	104 KB		
Slave flowchart.bak	110 KB		
Slave flowchart.dwg	110 KB		
Slave hookup 4-28.bak	177 KB		
Slave hookup 4-28.dwg	177 KB		
Slave logic truth table 5-02.xls	31 KB		
Slave logic truth table 5-05.xls	30 KB		
Slave logic truth table 5-06.xls	28 KB		
Slave logic truth table 12-22-03.xls	25 KB		
Slave Token in-out + POR 4-28.bak	124 KB		
Slave Token in-out + POR 4-28.dwg	125 KB		
Slave TOKEN IN-OUT + POR 5-02.bak	133 KB		
Slave TOKEN IN-OUT + POR 5-02.dwg	134 KB		
Slave token logic truth table 4-25 -2.xls	27 KB		
Slave token logic truth table 4-25.xls	20 KB		
Slave token logic truth table 4-30.xls			
Slave token logic truth table 5-02.xls			
Slave token logic truth table.xls			

Type: Microsoft Excel Worksheet
Author: BMR
Date Modified: 5:40 AM
Size: 26.5 KB

